Is For Loop Synthesizable In Verilog